



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov

BIBDATASHEET

CONFIRMATION NO. 2948

Bib Data Sheet

SERIAL NUMBER 10/821,842	FILING DATE 04/12/2004 RULE	CLASS 438	GROUP ART UNIT 2812	ATTORNEY DOCKET NO. 501.36269CC5
-----------------------------	---------------------------------------	--------------	------------------------	--

APPLICANTS

Yoshikazu Tanabe, Iruma-shi, JAPAN;

Isamu Asano, Iruma-shi, JAPAN;
 Makoto Yoshida, Tokyo, JAPAN; Naoki Yamamoto, Kawaguchi-shi, JAPAN;
 Masayoshi Saito, Tokyo, JAPAN;
 Nobuyoshi Natsuaki, Tokyo, JAPAN;

** CONTINUING DATA ***** AC

This application is a CON of 10/355,301 01/31/2003 PAT 6,784,116 AC
 which is a CON of 10/013,454 12/13/2001 PAT 6,528,403 AC
 which is a CON of 09/773,000 01/31/2001 PAT 6,503,819 AC
 which is a CON of 09/086,568 05/29/1998 PAT 6,197,702 AC

** FOREIGN APPLICATIONS ***** AC

JAPAN 9-142315 05/30/1997 AC

IF REQUIRED, FOREIGN FILING LICENSE GRANTED
 ** 06/26/2004

Foreign Priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no	STATE OR COUNTRY JAPAN	SHEETS DRAWING 22	TOTAL CLAIMS 6	INDEPENDENT CLAIMS 1
35 USC 119 (a-d) conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance				
Verified and Acknowledged	Examiner's Signature 	Initials AC		

ADDRESS
 020457
 ANTONELLI, TERRY, STOUT & KRAUS, LLP
 1300 NORTH SEVENTEENTH STREET
 SUITE 1800
 ARLINGTON, VA
 22209-9889

TITLE
 Fabrication process of a semiconductor integrated circuit device